



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington, D.C. 20231  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/610,753	07/06/2000	Shunpei Yamazaki	SEL 195	5666

7590 05/08/2002

Cook Alex McFarron Manzo Cummings & Mehler LTD  
200 West Adams Street  
Suite 2850  
Chicago, IL 60606

EXAMINER

BROCK II, PAUL E

ART UNIT	PAPER NUMBER
----------	--------------

2815

DATE MAILED: 05/08/2002

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

09/610,753

Applicant(s)

YAMAZAKI ET AL.

Examiner

Paul E Brock II

Art Unit

2815

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 26 March 2002.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-53 is/are pending in the application.
- 4a) Of the above claim(s) 2,4-20,22,24,26 and 28-52 is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1,3,21,23,25,27 and 53 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☒ The proposed drawing correction filed on 26 March 2002 is: a) ☒ approved b) ☐ disapproved by the Examiner.
- If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

**Priority under 35 U.S.C. §§ 119 and 120**

- 13) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some \* c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

**Attachment(s)**

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) \_\_\_\_\_
- 4) ☐ Interview Summary (PTO-413) Paper No(s). \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other:

## **DETAILED ACTION**

### ***Election/Restrictions***

1. Claims 2, 4 – 20, 22, 24, 26 and 28 – 52 are withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a non-elected species, there being no allowable generic or linking claim. Election was made **without** traverse in Paper No. 5.

### ***Drawings***

2. The proposed drawing correction and/or the proposed substitute sheets of drawings, filed on March, 26, 2002 have been approved. A proper drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The correction to the drawings will not be held in abeyance.

### ***Claim Rejections - 35 USC § 103***

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Art Unit: 2815

4. Claims 1 and 25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Matsumoto (USPAT 5323042, Matsumoto) in view of Adan et al. (USPAT 5841170, Adan) and Shimone (JPPAT 6258659).

With regard to claim 1, Matsumoto discloses in figure 1 a semiconductor device. Matsumoto discloses in figure 1 a pixel TFT (21) disposed in a pixel section, and a driver circuit comprising a p-channel TFT (23) and an n-channel TFT (22), over a substrate (11). Matsumoto discloses in figure 1 the p-channel TFT of the driver circuit comprises a channel forming region (23a) and a p-type impurity region (23b and 23c) of a fourth concentration that forms a source region or a drain region and is disposed in contact with the channel forming region. Matsumoto discloses in figure 1 the n-channel TFT of the driver circuit comprises a channel forming region, an n-type impurity region of a first concentration (22b) which forms a LDD region that is disposed in contact with the channel forming region and an n-type impurity region (22c) of a third concentration which is disposed in the outside of the n-type impurity region of the first concentration and forms a source region of a drain region. Matsumoto does not disclose that the LDD region partly overlaps a gate electrode (26). Adan teaches in figure 29 an LDD region (71) that partly overlaps a gate electrode (66). It would have been obvious to one of ordinary skill in the art at the time of the present invention to use the partly overlapping LDD regions of Adan in the device of Matsumoto in order to increase the breakdown voltage of the transistor as stated by Matsumoto in column 2, lines 17 – 25. Matsumoto discloses in figure 1 the pixel TFT comprises a channel forming region (21a), an n-type impurity region (21b) of a second concentration which is disclosed in contact with the channel forming region and forms a LDD region, and an n-type impurity region (21c) of the third concentration which is disposed in the outside of the n-type

Art Unit: 2815

impurity region of the second concentration and forms a source region or a drain region.

Matsumoto discloses in figure 1 a pixel electrode (32) in the pixel section has a light reflective surface, the pixel electrode is formed over an interlayer insulating film and is connected to the pixel TFT through an opening in the interlayer insulating film. Matsumoto and Adan do not disclose that the interlayer insulating film comprises an organic insulating material, and there is an opening formed in a protective insulating film comprising an inorganic insulating material in contact with the organic insulating material and disposed over a gate electrode of the pixel TFT.

Shimone discloses in figure 3d a pixel electrode (106) disposed in a pixel section, the pixel electrode is formed over an interlayer insulating film (104) comprising an organic insulating material, and is connected to the pixel TFT through an opening formed in a protective insulating film (113) comprising an inorganic insulating material disposed over a gate electrode of the pixel TFT and in the interlayer insulating film formed in contact with the protective insulating film. It would have been obvious to one of ordinary skill in the art at the time of the present invention to use the organic insulating layer and inorganic protective film with a hole therein to connect the pixel electrode to the pixel TFT of Shimone in the device of Matsumoto and Adan in order to use a material capable of photo imaging as the interlayer dielectric.

With regard to claim 25, the semiconductor device of Matsumoto, Adan and Shimone could obviously be part of a personal computer.

5. Claims 3 and 27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Matsumoto in view of Adan, Shimone and Karauchi et al. (JPPAT 9120072, Karauchi).

Art Unit: 2815

Claim 3 is rejected similar to claim 1 above by Matsumoto, Adan and Shimone.

Matsumoto discloses in figure 1 a substrate that comprises a pixel TFT disposed in a pixel section and a p-channel TFT and an n-channel TFT of a driver circuit. Matsumoto, Adan and Shimone do not disclose a liquid crystal sandwiched between a pair of substrates. Karauchi discloses in figure 7 a liquid crystal sandwiched between a pair of substrates (111 and 91). Karauchi further discloses in figure 7 one of the substrate is stuck to the other substrate on which a transparent conductive film is formed, through at least a columnar spacer on superposition of an opening. It would have been obvious to one of ordinary skill in the art at the time of the present invention to use the dual substrates and columnar spacer of Karauchi in the device of Matsumoto, Adan and Shimone in order to create a liquid crystal display with constant distance between substrates.

With regard to claim 27, the semiconductor device of Matsumoto, Adan and Shimone could obviously be part of a personal computer.

6. Claims 21 and 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Matsumoto, Adan, Shimone and Karauchi as applied to claim 3 above, and further in view of Hioki (JPPAT 8234212).

With regard to claim 21, Matsumoto, Adan, Shimone and Karauchi do not disclose a columnar spacer over the TFTs of the driver circuit. Hioki discloses in figure 1 a columnar spacer (24) formed over TFTs (22) of the driver circuit. It would have been obvious to one of ordinary skill in the art at the time of the present invention to use the columnar spacer of Hioki to

Art Unit: 2815

cover the p-channel TFT and the n-channel TFT in the device of Matsumoto, Adan, Shimone and Karauchi in order to.

With regard to claim 22, Matsumoto, Adan, Shimone and Karauchi do not disclose a columnar spacer formed to cover at least a source wiring of the p-channel TFT and the n-channel TFT. Hioki discloses in figure 1 a columnar spacer formed to cover source wirings of TFTs. It would have been obvious to one of ordinary skill in the art at the time of the present invention to use the columnar spacer of Hioki to cover the source wirings of the p-channel TFT and the n-channel TFT in Matsumoto, Adan, Shimone and Karauchi in order to eliminate forming spacers on pixel electrodes as stated by Hioki.

7. Claim 53 is rejected under 35 U.S.C. 103(a) as being unpatentable over Matsumoto in view of Adan, Shimone, Karauchi and Takasu (USPAT 5982002, Takasu).

Claim 53 is rejected similar to claims 1 and 3 above. Matsumoto further teaches source wiring (31) over the interlayer insulating film. Matsumoto, Adan, Shimone and Karauchi do not teach an alignment film over the pixel electrode and the source wiring. Takasu teaches in figure 1 an alignment film over a pixel electrode (111) and a source wiring (112). It would have been obvious to one of ordinary skill in the art at the time of the present invention to use the alignment film of Takasu in the device of Matsumoto, Adan, Shimone and Karauchi for aligning the orientation of liquid crystal molecules as stated by Takasu in column 7, lines 28 – 33.

***Response to Arguments***

8. Applicant's arguments filed March 26, 2002 have been fully considered but they are not persuasive.

9. In response to applicant's argument that the references fail to show certain features of applicant's invention, it is noted that the features upon which applicant relies (i.e., "The p-channel TFT of the driver circuit does not have a LDD region") are not recited in the rejected claim(s). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

10. In response to applicant's arguments against the references individually, one cannot show nonobviousness by attacking references individually where the rejections are based on combinations of references. See *In re Keller*, 642 F.2d 413, 208 USPQ 871 (CCPA 1981); *In re Merck & Co.*, 800 F.2d 1091, 231 USPQ 375 (Fed. Cir. 1986).

***Conclusion***

11. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).



Art Unit: 2815



A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Paul E Brock II whose telephone number is (703)308-6236. The examiner can normally be reached on 8:30 AM-5:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Lee can be reached on (703)308-1690. The fax phone numbers for the organization where this application or proceeding is assigned are (703)308-7722 for regular communications and (703)308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703)308-0956.

Paul E Brock II  
May 6, 2002



EDDIE LEE  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2800